2024
conference-paper
OpenAlex
Chen Zhang, Jay W. Strane, Lijuan Zou, Suin Yun et autres
We present a monolithic stacked FET architecture featuring a stepped channel structure where the bottom FET channels are wider than the top. Such a design relieves high aspect ratio process challenges by reducing the total stack height and provides better performance as …
us
(code pays fourni par la source)
2024
conference-paper
OpenAlex
Ruilong Xie, Wonhyuk Hong, Chen Zhang, Joongku Lee et autres
This paper examines various approaches for integrating backside power distribution network (BSPDN) with nanosheet transistor technologies. Deep Trench Via (DTV) based BSPDN schemes, except for Shifted Frontside Via Backside Power rail (SFVBP), do not offer cell level scaling benefits, but via resistance …
kr
(code pays fourni par la source)
2023
conference-paper
OpenAlex
Nathan Ip, Michael P. Belyansky, Christopher Netzband, Norifumi Kohama et autres
Several next generation integration schemes – e.g. for 3D stacked transistors, backside power distribution, and advanced packaging involve permanent wafer bonding steps and drive to sub-10nm overlay requirements post bonding. Distortion during wafer bonding is a major determinant of best achievable overlay …
us, jp
(code pays fourni par la source)