1st FPGA Developers' Forum (FDF) meeting

Le résumé fourni par la source

<!--HTML-->The development, testing and operation of FPGA algorithms require the implementation of flexible and efficient real-time monitoring. This can be achieved via the insertion of dedicated buffers between the logical blocks of the FPGA firmware. These buffers are implemented in the firmware to spy the dataflow between the internal blocks (Spybuffers). They must provide configurable size and are equipped with a playback feature that allows to inject simulated data into the firmware path. A dedicated control software sets the Spybuffer mode (monitoring or playback), performs memory readout and analyses the results. In this talk we discuss the SpyBuffer design for monitoring and playback operations, the interface of the SpyBuffer with the AXI Chip to Chip interface, as well as the software layer to control the SpyBuffers and their operating modes. 1

Ce résumé expose les affirmations des auteurs. BNTIC ne l’interprète pas comme une validation indépendante des résultats.