Performance studies of the CE-65v2 MAPS prototype structure

Le résumé fourni par la source

Abstract With the next upgrade of the ALICE inner tracking system (ITS3) as its primary focus, a set of small MAPS test structures have been developed in the 65 nm TPSCo CMOS process. The CE-65 focuses on the characterisation of the analogue charge collection properties of this technology. The latest iteration, the CE-65v2, was produced in different processes (Standard, with a low-dose n-type blanket, and blanket with gap between pixels), pixel pitches (15, 18, 22.5 µm) and pixel arrangements (square or staggered). The comparatively large pixel array size of 48×24 pixels in CE-65v2 allows the uniformity of the pixel response to be studied, among other benefits. The CE-65v2 chip was characterised in a test beam at the CERN SPS. A first analysis showed that hit efficiencies of ≥ 99% and spatial resolution better than 5 µm can be achieved for all pitches and process variants. For the Standard process, thanks to larger charge sharing, even spatial resolutions below 3 µm are reached, in line with vertex detector requirements for the FCC-ee. This contribution further investigates the data collected at the SPS test beam. Thanks to the large sensor size and efficient data collection, a large amount of statistics was collected, which allows for detailed in-pixel studies to see the efficiency and spatial resolution as a function of the hit position within the pixels. Again, different pitches and process variants are compared.

Ce résumé expose les affirmations des auteurs. BNTIC ne l’interprète pas comme une validation indépendante des résultats.