First Demonstration of 3D Stacked Fets at Gate Pitch of 42 nm Featuring Triple Stacked Nanosheet Channels for Advanced Logic Applications
Donghoon Hwang, Jaeho Jeon, Gwangsik Kim, Seong Kwang Kim et autres
kr (code pays fourni par la source)
0 citations